NXP Semiconductors Bidirectional Voltage-Level Translators
Published time: 2019-12-20 11:21:19
NXP Semiconductors NVT2006, NVT2008, and NVT2010 bidirectional voltage-level translators are operational from 1.0V to 3.6V and 1.8V to 5.5V, allowing bidirectional voltage translations between 1.0V and 5V without the need for a direction pin in open-drain or push-pull applications. Bit widths ranging from 6-bit (NVT2006), 8-bit (NVT2008), and 10-bit (NVT2010) are offered for level translation application with transmission speeds <33 MHz for an open-drain system with a 50pF capacitance and a pull-up of 197Ω. These NXP Semiconductors bidirectional voltage-level translators feature less 1.5ns maximum propagation delay. NXP NVT200x voltage-level translators provide excellent ESD protection to lower voltage devices while at the same time protecting less ESD-resistance devices.
General description OF NVT2003/04/06
The NVT2003/04/06 is a family of bidirectional voltage level translators operational from 1.0 V to 3.6 V (Vref(A)) and 1.8 V to 5.5 V (Vref(B)), which allow bidirectional voltage translations between 1.0 V and 5 V without the need for a direction pin in open-drain or push-pull applications. Bit widths ranging from 3-bit to 6-bit are offered for level translation application with transmission speeds < 33 MHz for an open-drain system with a 50 pF capacitance and a pull-up of 197.
When the An or Bn port is LOW, the clamp is in the ON-state and a low resistance connection exists between the An and Bn ports. The low ON-state resistance (Ron) of the switch allows connections to be made with minimal propagation delay. Assuming the mhigher voltage is on the Bn port when the Bn port is HIGH, the voltage on the An port is limited to the voltage set by VREFA. When the An port is HIGH, the Bn port is pulled to the drain pull-up supply voltage (Vpu(D)) by the pull-up resistors.
This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control.When EN is HIGH, the translator switch is on, and the An I/O are connected to the Bn I/O,
respectively, allowing bidirectional data flow between ports. When EN is LOW, the translator switch is off, and a high-impedance state exists between ports. The EN input circuit is designed to be supplied by Vref(B). To ensure the high-impedance state during power-up or power-down, EN must be LOW.
All channels have the same electrical characteristics and there is minimal deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical.The translator provides excellent ESD protection to lower voltage devices, and at the same time protects less ESD-resistant devices.Features and benefits
1.Provides bidirectional voltage translation with no direction pin
2.Less than 1.5 ns maximum propagation delay
DSI3 Accelerometer, QFN 16, Rail >
TEXAS INSTRUMENTS STDG2B174N2G3C16R FET >
Microprocessor, i.MX 6SLL Series, 32bit, >
System Basis Chip, DCDC 0.8A Vcore LDT C >
MPU QorIQ LS2088A RISC 2GHz 1292-Pin FCB >
PowerQUICC, 32 Bit Power Arch SoC, 1.2GH >
IC MCU 8BIT 48KB FLASH 48LQFP >
Thyristor TRIAC 800V 110A 3Pin(3+Tab) TO >
RF Receiver, Radio Communications, 65MHz >
IC, AUDIO AB, 5W, >
Data Conversion Systems UCODE HSL >
S08-32K FLASH, EE, SLIC >
- PIMN31 T/R