Re-programmable 1Mb PROM,
Request for Quotation
XC18V01PCG20C Product Details
Xilinx introduces the XC18V00 series of in-system programmable configuration PROMs (Figure 1). Devices in this 3.3V family include a 4-megabit, a 2-megabit, a 1-megabit, and a 512-kilobit PROM that provide an easy-touse, cost-effective method for reprogramming and storing Xilinx FPGA configuration bitstreams.
When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after CE and OE are enabled, data is available on the PROM DATA (D0) pin that is connected to the FPGA DIN pin. New data is available a short access time after each rising clock edge. The FPGA generates the appropriate number of clock pulses to complete the configuration. When the FPGA is in Slave Serial mode, the PROM and the FPGA are clocked by an external clock.
When the FPGA is in Master SelectMAP mode, the FPGA generates a configuration clock that drives the PROM. When the FPGA is in Slave Parallel or Slave SelectMAP mode, an external oscillator generates the configuration clock that drives the PROM and the FPGA. After CE and OE are enabled, data is available on the PROM’s DATA (D0-D7) pins. New data is available a short access time after each rising clock edge. The data is clocked into the FPGA on the following rising edge of the CCLK. A free-running oscillator can be used in the Slave Parallel or Slave SelecMAP modes.
Multiple devices can be cascaded by using the CEO output to drive the CE input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family or with the XC17V00 one-time programmable serial PROM family.
In-System Programmable 3.3V PROMs for Configuration of Xilinx FPGAs
- Endurance of 20,000 Program/Erase Cycles
- Program/Erase Over Full Industrial Voltage and Temperature Range (–40°C to +85°C)
- IEEE Std 1149.1 Boundary-Scan (JTAG) Support
- JTAG Command Initiation of Standard FPGA Configuration
- Simple Interface to the FPGA
- Cascadable for Storing Longer or Multiple Bitstreams
- Low-Power Advanced CMOS FLASH Process
Dual Configuration Modes
- Serial Slow/Fast Configuration (up to 33 MHz)
- Parallel (up to 264 Mb/s at 33 MHz)
- 5V-Tolerant I/O Pins Accept 5V, 3.3V and 2.5V Signals
- 3.3V or 2.5V Output Capability
- Design Support Using the Xilinx ISE™ Foundation™ Software Packages
- Available in PC20, SO20, PC44, and VQ44 Packages
- Lead-Free (Pb-Free) Packaging
- Programmable Type
- In System Programmable
- Memory Size
- Voltage Supply
- 3V ~ 3.6V
- Operating Temperature
- 0??C ~ 70??C
- Package / Case
- 20-LCC (J-Lead)
- Supplier Device Package
- 20-PLCC (9x9)
XC18V01 Technical Support PDF Datasheet Overview
XC18V01PCG20C Related Products
Ratings and Reviews (1)
- 5 / 5
- 5 Stars 100%
- 4 Stars 0%
- 3 Stars 0%
- 2 Stars 0%
- 1 Stars 0%
No problems thanks.
Estimated Delivery Time: Aug 11 - Aug 16 days (choose Expedited at checkout).
Shipping & Payment
- Shipping Type
- Ship Fee
- Lead Time
- $20.00-$40.00 (0.50 KG)
- 2-5 days
- $20.00-$40.00 (0.50 KG)
- 3-7 days
- $20.00-$45.00 (0.50 KG)
- 2-5 days
- $25.00-$65.00 (0.50 KG)
- 2-5 days
- $25.00-$45.00 (0.50 KG)
- 5-14 days
- REGISTERED AIR MAIL
- $2.00-$3.00 (0.10 KG)
- 7-30 days
Processing Time：Shipping fee depend on different zone and country.
- Terms of payment
- Hand Fee
- Wire Transfer
- charge US$30.00 banking fee.
- charge 4.0% service fee.
- Credit Card
- charge 3.5% service fee.
- Western Union
- charge US$0.00 banking fee.
- Money Gram
- charge US$0.00 banking fee.
We provide high quality products, thoughtful service and after sale guarantee
We have rich products, can meet your various needs.
Minimum order quantity starts from 1pcs.
Lowest international shipping fee starts from US$2.00.
90 days quality guarantee for all products.
Step2: Vacuum Packaging
Step3: Anti-Static Bag
Step4: Individual Packaging
Step5: Packaging Boxes
Step6: Bar-Code Shipping Tag
All the products will packing in anti-staticbag. Ship with ESD antistatic protection.
Outside ESD packing’s lable will use ourcompany’s information: Part Mumber, Brand and Quantity.
We will inspect all the goods before shipment,ensure all the products at good condition and ensure the parts are new originalmatch datasheet.
After all the goods are ensure no problems afterpacking, we will packing safely and send by global express. It exhibitsexcellent puncture and tear resistance along with good seal integrity.
1.We provide 90 days warranty.
2.If some of the items you received aren't of perfect quality, we would resiponsibly arrange your refund or replacement. But the items must remain their orginal condition.
- Q: How does Jotrin guarantee that XC18V01PCG20C is the original manufacturer or agent of XILINX?
- We have a professional business development department to strictly test and verify the qualifications of XILINX original manufacturers and agents. All XILINX suppliers must pass the qualification review before they can publish their XC18V01PCG20C devices; we pay more attention to the channels and quality of XC18V01PCG20C products than any other customer. We strictly implement supplier audits, so you can purchase with confidence.
- Q: How to find the detailed information of XC18V01PCG20C chips? Including XILINX original factory information, Memory - Configuration Proms for FPGA's application, XC18V01PCG20C pictures?
- You can use Jotrin's intelligent search engine, or filter by Memory - Configuration Proms for FPGAs category, or find it through Xilinx, Inc Information page.
- Q: Are the XILINX's XC18V01PCG20C price and stock displayed on the platform accurate?
- The XILINX's inventory fluctuates greatly and cannot be updated in time, it will be updated periodically within 24 hours. After submitting an order for XC18V01PCG20C, it is recommended to confirm the order with Jotrin salesperson or online customer service before payment.
- Q: Can I place an order offline?
Yes. We accept offline orders.
We can provide order placement service. You only need to log in, click "My Orders" to enter the transaction management, and you will see the "Order Details" interface. After checking it, select all and click "Place Order". In addition, you can enjoy coupons or other selected gifts when placing orders online.
- Q: What forms of payment can I use in Jotrin?
- TT Bank, Paypal, Credit Card, Western Union, and Escrow is all acceptable.
- Q: How is the shipping arranged and track my package?
Customers can choose industry-leading freight companies, including DHL, FedEx, UPS, TNT, and Registered Mail.
Once your order has been processed for shipment, our sales will send you an e-mail advising you of the shipping status and tracking number.
Note: It may take up to 24 hours before carriers will display tracking information. In normal conditions, Express delivery needs 3-5 days, Registered Mail needs 25-60 days.
- Q: What is the process for returns or replacement of XC18V01PCG20C?
All goods will implement Pre-Shipment Inspection (PSI), selected at random from all batches of your order to do a systematic inspection before arranging the shipment.
If there is something wrong with the XC18V01PCG20C we delivered, we will accept the replacement or return of the XC18V01PCG20C only when all of the below conditions are fulfilled:
(1)Such as a deficiency in quantity, delivery of wrong items, and apparent external defects (breakage and rust, etc.), and we acknowledge such problems.
(2)We are informed of the defect described above within 90 days after the delivery of XC18V01PCG20C.
(3)The XC18V01PCG20C is unused and only in the original unpacked packaging.
Two processes to return the products:
(1)Inform us within 90 days
(2)Obtain Requesting Return Authorizations
More details about return electronic components please see our Return & Change Policy.
- Q: How to contact us and get support, such as XC18V01PCG20C datasheet pdf, XC18V01 pin diagram?
- Need any After-Sales service, please feel free contact us: email@example.com
- 1.About the Spartan-7 of Xilinx FPGA Family
- 2.Xilinx FPGA naming conventions
- 3.Xilinx-FPGA DNA reading method
- 4.Xilinx-7Series-FPGA high-speed transceiver use learning
- 5.FPGAs, 3D ICs, and MPSoCs suit LTE Advanced applications
- 6.Development Environment supports SoCs and MPSoCs.