Products > Integrated Circuits (ICs) > Embedded Processors & Controllers > TMS320C6748EZCED4
TI

Images are for reference only.

TMS320C6748EZCED4

DSP Fixed-Point/Floating-Point 64bit 456MHz 3648MIPS 361-Pin NFBGA Tray

  • Manufacturer :
  • TI
  • Package/Case :
  • BGA-361
  • Product Categories :
  • Digital Signal Processors(DSPs)
  • RoHs Status:
  • Lead free/RoHS Compliant
  • Marking Code:
  • TMS320 D450 C6748EZCE
  • In-stock:
  • 0

Quantity  

Request for Quotation

Warm Tips: Please fill out the below form and we will contact you as soon as possible.


TMS320C6748EZCED4 Product Details

The TMS320C6748EZCED4 fixed- and floating-point DSP is a low-power applications processor based on a C674x DSP core. This DSP provides significantly lower power than other members of the TMS320C6000 platform of DSPs.

The device enables original-equipment manufacturers (OEMs) and original-design manufacturers (ODMs) to quickly bring to market devices with robust operating systems, rich user interfaces, and high processor performance through the maximum flexibility of a fully integrated, mixed processor solution.

The device DSP core uses a 2-level cache-based architecture. The level 1 program cache (L1P) is a32-KB direct mapped cache, and the level 1 data cache (L1D) is a 32-KB 2-way, set-associative cache. The level 2 program cache (L2P) consists of a 256-KB memory space that is shared between program and data space. L2 memory can be configured as mapped memory, cache, or combinations of the two. Although the DSP L2 is accessible by other hosts in the system, an additional 128KB of RAM shared memory is available for use by other hosts without affecting DSP performance.

For security-enabled devices, TI’s Basic Secure Boot lets users protect proprietary intellectual property and prevents external entities from modifying user-developed algorithms. By starting from a hardware-based “root-of-trust," the secure boot flow ensures a known good starting point for code execution. By default, the JTAG port is locked down to prevent emulation and debug attacks; however, the JTAG port can be enabled during the secure boot process during application development. The boot modules are encrypted while sitting in external nonvolatile memory, such as flash or EEPROM, and are decrypted and authenticated when loaded during secure boot. Encryption and decryption protects customers’ IP and lets them securely set up the system and begin device operation with known, trusted code.

Basic Secure Boot uses either SHA-1 or SHA-256, and AES-128 for boot image validation. Basic Secure Boot also uses AES-128 for boot image encryption. The secure boot flow employs a multilayer encryption scheme which not only protects the boot process but also offers the ability to securely upgrade boot and application software code. A 128-bit device-specific cipher key, known only to the device and generated using a NIST-800-22 certified random number generator, is used to protect customer encryption keys. When an update is needed, the customer uses the encryption keys to create a new encrypted image. Then the device can acquire the image through an external interface, such as Ethernet, and overwrite the existing code. For more details on the supported security features or TI’s Basic Secure Boot, see the .

The peripheral set includes: a 10/100 Mbps Ethernet media access controller (EMAC) with a management data input/output (MDIO) module; one USB2.0 OTG interface; one USB1.1 OHCI interface; two I2C Bus interfaces; one multichannel audio serial port (McASP) with 16 serializers and FIFO buffers; two multichannel buffered serial ports (McBSPs) with FIFO buffers; two serial peripheral interfaces (SPIs) with multiple chip selects; four 64-bit general-purpose timers each configurable (one configurable as a watchdog); a configurable 16-bit host-port interface (HPI); up to 9 banks of general-purpose input/output (GPIO) pins, with each bank containing 16 pins with programmable interrupt and event generation modes, multiplexed with other peripherals; three UART interfaces (each with RTS and CTS); two enhanced high-resolution pulse width modulator (eHRPWM) peripherals; three 32-bit enhanced capture (eCAP) module peripherals which can be configured as 3 capture inputs or 3 APWM outputs; two external memory interfaces: an asynchronous and SDRAM external memory interface (EMIFA) for slower memories or peripherals; and a higher speed DDR2/Mobile DDR controller.

The EMAC provides an efficient interface between the device and a network. The EMAC supports both 10Base-T and 100Base-TX, or 10 Mbps and 100 Mbps in either half- or full-duplex mode. Additionally, an MDIO interface is available for PHY configuration. The EMAC supports both MII and RMII interfaces.

The Serial ATA (SATA) controller provides a high-speed interface to mass data storage devices. The SATA controller supports both SATA I (1.5 Gbps) and SATA II (3.0 Gbps).

The Universal Parallel Port (uPP) provides a high-speed interface to many types of data converters, FPGAs, or other parallel devices. The uPP supports programmable data widths between 8- to 16-bits on both channels. Single-data rate and double-data rate transfers are supported as well as START, ENABLE, and WAIT signals to provide control for a variety of data converters.

A video port interface (VPIF) provides a flexible video I/O port.

The rich peripheral set provides the ability to control external peripheral devices and communicate with external processors. For details on each peripheral, see the related sections in this document and the associated peripheral reference guides.

The device has a complete set of development tools for the DSP. These tools include C compilers, a DSP assembly optimizer to simplify programming and scheduling, and a Windows debugger interface for visibility into source code execution.

TMS320C6748EZCED4

Feature

  • 375- and 456-MHz C674x Fixed- and Floating-Point VLIW DSP
  • C674x Instruction Set Features
    • Superset of the C67x+ and C64x+ ISAs
    • Up to 3648 MIPS and 2746 MFLOPS
    • Byte-Addressable (8-, 16-, 32-, and 64-Bit Data)
    • 8-Bit Overflow Protection
    • Bit-Field Extract, Set, Clear
    • Normalization, Saturation, Bit-Counting
    • Compact 16-Bit Instructions
  • C674x Two-Level Cache Memory Architecture
    • 32KB of L1P Program RAM/Cache
    • 32KB of L1D Data RAM/Cache
    • 256KB of L2 Unified Mapped RAM/Cache
    • Flexible RAM/Cache Partition (L1 and L2)
  • Enhanced Direct Memory Access Controller 3 (EDMA3):
    • 2 Channel Controllers
    • 3 Transfer Controllers
    • 64 Independent DMA Channels
    • 16 Quick DMA Channels
    • Programmable Transfer Burst Size
  • TMS320C674x Floating-Point VLIW DSP Core
    • Load-Store Architecture With Nonaligned Support
    • 64 General-Purpose Registers (32-Bit)
    • Six ALU (32- and 40-Bit) Functional Units
      • Supports 32-Bit Integer, SP (IEEE Single Precision/32-Bit) and DP (IEEE Double Precision/64-Bit) Floating Point
      • Supports up to Four SP Additions Per Clock, Four DP Additions Every Two Clocks
      • Supports up to Two Floating-Point (SP or DP) Reciprocal Approximation (RCPxP) and Square-Root Reciprocal Approximation (RSQRxP) Operations Per Cycle
    • Two Multiply Functional Units:
      • Mixed-Precision IEEE Floating-Point Multiply Supported up to:
        • 2 SP × SP → SP Per Clock
        • 2 SP × SP → DP Every Two Clocks
        • 2 SP × DP → DP Every Three Clocks
        • 2 DP × DP → DP Every Four Clocks
      • Fixed-Point Multiply Supports Two 32 × 32-Bit Multiplies, Four 16 × 16-Bit Multiplies, or Eight 8 × 8-Bit Multiplies per Clock Cycle, and Complex Multiples
    • Instruction Packing Reduces Code Size
    • All Instructions Conditional
    • Hardware Support for Modulo Loop Operation
    • Protected Mode Operation
    • Exceptions Support for Error Detection and Program Redirection
  • Software Support
    • TI DSPBIOS
    • Chip Support Library and DSP Library
  • 128KB of RAM Shared Memory
  • 1.8-V or 3.3-V LVCMOS I/Os (Except for USB and DDR2 Interfaces)
  • Two External Memory Interfaces:
    • EMIFA
      • NOR (8- or 16-Bit-Wide Data)
      • NAND (8- or 16-Bit-Wide Data)
      • 16-Bit SDRAM With 128-MB Address Space
    • DDR2/Mobile DDR Memory Controller With one of the Following:
      • 16-Bit DDR2 SDRAM With 256-MB Address Space
      • 16-Bit mDDR SDRAM With 256-MB Address Space
  • Three Configurable 16550-Type UART Modules:
    • With Modem Control Signals
    • 16-Byte FIFO
    • 16x or 13x Oversampling Option
  • LCD Controller
  • Two Serial Peripheral Interfaces (SPIs) Each With Multiple Chip Selects
  • Two Multimedia Card (MMC)/Secure Digital (SD) Card Interfaces With Secure Data I/O (SDIO) Interfaces
  • Two Master and Slave Inter-Integrated Circuits
    (I2C Bus)
  • One Host-Port Interface (HPI) With 16-Bit-Wide Muxed Address and Data Bus For High Bandwidth
  • Programmable Real-Time Unit Subsystem (PRUSS)
    • Two Independent Programmable Real-Time Unit (PRU) Cores
      • 32-Bit Load-Store RISC Architecture
      • 4KB of Instruction RAM Per Core
      • 512 Bytes of Data RAM Per Core
      • PRUSS can be Disabled Through Software to Save Power
      • Register 30 of Each PRU is Exported From the Subsystem in Addition to the Normal R31 Output of the PRU Cores.
    • Standard Power-Management Mechanism
      • Clock Gating
      • Entire Subsystem Under a Single PSC Clock Gating Domain
    • Dedicated Interrupt Controller
    • Dedicated Switched Central Resource
  • USB 1.1 OHCI (Host) With Integrated PHY (USB1)
  • USB 2.0 OTG Port With Integrated PHY (USB0)
    • USB 2.0 High- and Full-Speed Client
    • USB 2.0 High-, Full-, and Low-Speed Host
    • End Point 0 (Control)
    • End Points 1, 2, 3, and 4 (Control, Bulk, Interrupt, or ISOC) RX and TX
  • One Multichannel Audio Serial Port (McASP):
    • Two Clock Zones and 16 Serial Data Pins
    • Supports TDM, I2S, and Similar Formats
    • DIT-Capable
    • FIFO Buffers for Transmit and Receive
  • Two Multichannel Buffered Serial Ports (McBSPs):
    • Supports TDM, I2S, and Similar Formats
    • AC97 Audio Codec Interface
    • Telecom Interfaces (ST-Bus, H100)
    • 128-Channel TDM
    • FIFO Buffers for Transmit and Receive
  • 10/100 Mbps Ethernet MAC (EMAC):
    • IEEE 802.3 Compliant
    • MII Media-Independent Interface
    • RMII Reduced Media-Independent Interface
    • Management Data I/O (MDIO) Module
  • Video Port Interface (VPIF):
    • Two 8-Bit SD (BT.656), Single 16-Bit or Single Raw (8-, 10-, and 12-Bit) Video Capture Channels
    • Two 8-Bit SD (BT.656), Single 16-Bit Video Display Channels
  • Universal Parallel Port (uPP):
    • High-Speed Parallel Interface to FPGAs and Data Converters
    • Data Width on Both Channels is 8- to 16-Bit Inclusive
    • Single-Data Rate or Dual-Data Rate Transfers
    • Supports Multiple Interfaces With START, ENABLE, and WAIT Controls
  • Serial ATA (SATA) Controller:
    • Supports SATA I (1.5 Gbps) and SATA II
      (3.0 Gbps)
    • Supports All SATA Power-Management Features
    • Hardware-Assisted Native Command Queueing (NCQ) for up to 32 Entries
    • Supports Port Multiplier and Command-Based Switching
  • Real-Time Clock (RTC) With 32-kHz Oscillator and Separate Power Rail
  • Three 64-Bit General-Purpose Timers (Each Configurable as Two 32-Bit Timers)
  • One 64-Bit General-Purpose or Watchdog Timer (Configurable as Two 32-Bit General-Purpose Timers)
  • Two Enhanced High-Resolution Pulse Width Modulators (eHRPWMs):
    • Dedicated 16-Bit Time-Base Counter With Period and Frequency Control
    • 6 Single-Edge Outputs, 6 Dual-Edge Symmetric Outputs, or 3 Dual-Edge Asymmetric Outputs
    • Dead-Band Generation
    • PWM Chopping by High-Frequency Carrier
    • Trip Zone Input
  • Three 32-Bit Enhanced Capture (eCAP) Modules:
    • Configurable as 3 Capture Inputs or 3 Auxiliary Pulse Width Modulator (APWM) Outputs
    • Single-Shot Capture of up to Four Event Timestamps
  • Packages:
    • 361-Ball Pb-Free Plastic Ball Grid Array (PBGA) [ZCE Suffix], 0.65-mm Ball Pitch
    • 361-Ball Pb-Free PBGA [ZWT Suffix],
      0.80-mm Ball Pitch
  • Commercial, Extended, or Industrial Temperature

TMS320C6748EZCED4 Block Diagram
(Picture: Diagram)

Technical Parameters

  • Type
  • Fixed/Floating Point
  • Interface
  • EBI/EMI, Ethernet MAC, Host Interface, I2C, McASP, SPI, UART, USB
  • Clock Rate
  • 456MHz
  • Non Volatile Memory
  • External
  • On Chip RAM
  • 448kB
  • Voltage I/O
  • 1.8V, 3.3V
  • Voltage Core
  • 1.30V
  • Operating Temperature
  • -40??C ~ 90??C (TJ)
  • Mounting Type
  • Surface Mount
  • Package / Case
  • 361-LFBGA
  • Supplier Device Package
  • 361-NFBGA (13x13)

TMS320C6748EZCED4 Documents

TMS320C6748EZCED4 Related Products

Ratings and Reviews (1)

  • 5 / 5
  • 5 Stars 100%
  • 4 Stars 0%
  • 3 Stars 0%
  • 2 Stars 0%
  • 1 Stars 0%
  • **aima***
    2018-07-28

    Item arrived and as described,very good 😄💯

Reviews
  • Ratings
  • Please rate the product!
Payment:
Payment
Shipping:
Shipping More
Estimated Delivery Time: Dec 09 - Dec 14 days (choose Expedited at checkout).

Shipping & Payment

Shipping

  • Shipping Type
  • Ship Fee
  • Lead Time
  • $20.00-$40.00 (0.50 KG)
  • 2-5 days
  • $20.00-$40.00 (0.50 KG)
  • 3-7 days
  • $20.00-$45.00 (0.50 KG)
  • 2-5 days
  • $25.00-$65.00 (0.50 KG)
  • 2-5 days
  • $25.00-$45.00 (0.50 KG)
  • 5-14 days
  • $2.00-$3.00 (0.10 KG)
  • 7-30 days

Processing Time:Shipping fee depend on different zone and country.


Payment

  • Terms of payment
  • Hand Fee
  • Payment Site
  • charge US$30.00 banking fee.
  • charge 4.0% service fee.
  • https://www.paypal.com/
  • charge 3.5% service fee.
  • charge US$0.00 banking fee.
  • https://www.westernunion.com/
  • charge US$0.00 banking fee.
  • http://global.moneygram.com/

We provide high quality products, thoughtful service and after sale guarantee

  • We have rich products, can meet your various needs.

    We have rich products, can meet your various needs.

  • Minimum order quantity starts from 1pcs.

    Minimum order quantity starts from 1pcs.

  • Lowest international shipping fee starts from US$2.00.

    Lowest international shipping fee starts from US$2.00.

  • 90 days quality guarantee for all products.

    90 days quality guarantee for all products.

Packing

  • Step1:Product

    Step1: Products

  • Step2:Vacuum packaging

    Step2: Vacuum Packaging

  • Step3:Anti-static bag

    Step3: Anti-Static Bag

  • Step4:Individual packaging

    Step4: Individual Packaging

  • Step5:Packaging boxes

    Step5: Packaging Boxes

  • Step6:bar-code shipping tag

    Step6: Bar-Code Shipping Tag

All the products will packing in anti-staticbag. Ship with ESD antistatic protection.

Outside ESD packing’s lable will use ourcompany’s information: Part Mumber, Brand and Quantity.

We will inspect all the goods before shipment,ensure all the products at good condition and ensure the parts are new originalmatch datasheet.

After all the goods are ensure no problems afterpacking, we will packing safely and send by global express. It exhibitsexcellent puncture and tear resistance along with good seal integrity.

Jotrin ESD packing

Guarantees

1.We provide 90 days warranty.

2.If some of the items you received aren't of perfect quality, we would resiponsibly arrange your refund or replacement. But the items must remain their orginal condition.

FAQ:

Q: How does Jotrin guarantee that TMS320C6748EZCED4 is the original manufacturer or agent of TI?
We have a professional business development department to strictly test and verify the qualifications of TI original manufacturers and agents. All TI suppliers must pass the qualification review before they can publish their TMS320C6748EZCED4 devices; we pay more attention to the channels and quality of TMS320C6748EZCED4 products than any other customer. We strictly implement supplier audits, so you can purchase with confidence.
Q: How to find the detailed information of TMS320C6748EZCED4 chips? Including TI original factory information, Digital Signal Processors(DSPs) application, TMS320C6748EZCED4 pictures?
You can use Jotrin's intelligent search engine, or filter by Processors ; Digital signal processors (DSP) ; C6000 floating point DSP category, or find it through TI brand manufacturer page.
Q: Are the TI's TMS320C6748EZCED4 price and stock displayed on the platform accurate?
The TI's inventory fluctuates greatly and cannot be updated in time, it will be updated periodically within 24 hours. After submitting an order for TMS320C6748EZCED4, it is recommended to confirm the order with Jotrin salesperson or online customer service before payment.
Q: Can I place an order offline?
Yes. We accept offline orders.
We can provide order placement service. You only need to log in, click "My Orders" to enter the transaction management, and you will see the "Order Details" interface. After checking it, select all and click "Place Order". In addition, you can enjoy coupons or other selected gifts when placing orders online.
Q: What forms of payment can I use in Jotrin?
TT Bank, Paypal, Credit Card, Western Union, and Escrow is all acceptable.
Q: How is the shipping arranged and track my package?
Customers can choose industry-leading freight companies, including DHL, FedEx, UPS, TNT, and Registered Mail.
Once your order has been processed for shipment, our sales will send you an e-mail advising you of the shipping status and tracking number.
Note: It may take up to 24 hours before carriers will display tracking information. In normal conditions, Express delivery needs 3-5 days, Registered Mail needs 25-60 days.
Q: What is the process for returns or replacement of TMS320C6748EZCED4?
All goods will implement Pre-Shipment Inspection (PSI), selected at random from all batches of your order to do a systematic inspection before arranging the shipment. If there is something wrong with the TMS320C6748EZCED4 we delivered, we will accept the replacement or return of the TMS320C6748EZCED4 only when all of the below conditions are fulfilled:
(1)Such as a deficiency in quantity, delivery of wrong items, and apparent external defects (breakage and rust, etc.), and we acknowledge such problems.
(2)We are informed of the defect described above within 90 days after the delivery of TMS320C6748EZCED4.
(3)The TMS320C6748EZCED4 is unused and only in the original unpacked packaging.
Two processes to return the products:
(1)Inform us within 90 days
(2)Obtain Requesting Return Authorizations
More details about return electronic components please see our Return & Change Policy.
Q: How to contact us and get support, such as TMS320C6748EZCED4 datasheet pdf, TMS320C6748 pin diagram?
Need any After-Sales service, please feel free contact us: sales@jotrin.com

Popular Electronic Parts

  • MAX14870ETC+T
    MAX14870ETC+T Motor / Motion / Ignition Controllers & Drivers 4.5-36V DC Brushed Mot...
  • MAX16990ATCE/V+
    MAX16990ATCE/V+ PWM Controller, AEC-Q100, 4.5V to 36V Supply, 1MHz, 5V/0.75A out, TQFN...
  • MAX30100EFD+
    MAX30100EFD+ IC, Special Function, Pulse Oximeter & Heart Rate Sensor, 1.7 V-2 V su...
  • MAX44284FAUT+T
    MAX44284FAUT+T Current Sense Amplifier, High Precision, 1 Amplifier, 2000 pA, SOT-23,...
  • MAX98357AETE+
    MAX98357AETE+ Audio Power Amplifier, PCM, 3.2 W, D, 1 Channel, 2.5V to 5.5V, TQFN, 1...
  • MAX98357AETE+T
    MAX98357AETE+T Audio Power Amplifier, 3.2 W, D, 1 Channel, 2.5V to 5.5V, TQFN, 16 Pin...

Certificates & Honor

Certificates & Honor