TE28F640J3C-120 Product Details
The Intel StrataFlash® memory family contains high-density memories organized as 32 Mbytes or 16Mwords (256-Mbit, available on the 0.18µm lithography process only), 16 Mbytes or 8 Mwords (128-Mbit), 8 Mbytes or 4 Mwords (64-Mbit), and 4 Mbytes or 2 Mwords (32-Mbit). These devices can be accessed as 8- or 16-bit words. The 128-Mbit device is organized as one-hundredtwenty-eight 128-Kbyte (131,072 bytes) erase blocks. The 64-Mbit device is organized as sixtyfour 128-Kbyte erase blocks while the 32-Mbit device contains thirty-two 128-Kbyte erase blocks. A 128-bit Protection Register has multiple uses, including unique flash device identification. The device’s optimized architecture and interface dramatically increases read performance by supporting page-mode reads. This read mode is ideal for non-clock memory systems. A Common Flash Interface (CFI) permits software algorithms to be used for entire families of devices. This allows device-independent, JEDEC ID-independent, and forward- and backwardcompatible software support for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility. Scalable Command Set (SCS) allows a single, simple software driver in all host systems to work with all SCS-compliant flash memory devices, independent of system-level packaging (e.g., memory card, SIMM, or direct-to-board placement). Additionally, SCS provides the highest system/device data transfer rates and minimizes device and system-level implementation costs. A Command User Interface (CUI) serves as the interface between the system processor and internal operation of the device. A valid command sequence written to the CUI initiates device automation. An internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for block erase, program, and lock-bit configuration operations. A block erase operation erases one of the device’s 128-Kbyte blocks typically within one second— independent of other blocks. Each block can be independently erased 100,000 times. Block erase suspend mode allows system software to suspend block erase to read or program data from any other block. Similarly, program suspend allows system software to suspend programming (byte/ word program and write-to-buffer operations) to read data or execute code from any other block that is not being suspended. Each device incorporates a Write Buffer of 32 bytes (16 words) to allow optimum programming performance. By using the Write Buffer, data is programmed in buffer increments. This feature can improve system program performance more than 20 times over non-Write Buffer writes. Blocks are selectively and individually lockable in-system.Individual block locking uses block lock-bits to lock and unlock blocks. Block lock-bits gate block erase and program operations. Lock-bit configuration operations set and clear lock-bits (Set Block Lock-Bit and Clear Block Lock-Bits commands). The Status Register indicates when the WSM’s block erase, program, or lock-bit configuration operation is finished. The STS (STATUS) output gives an additional indicator of WSM activity by providing both a hardware signal of status (versus software polling) and status masking (interrupt masking for background block erase, for example). Status indication using STS minimizes both CPU overhead and system power consumption. When configured in level mode (default mode), it acts as a RY/ BY# signal. When low, STS indicates that the WSM is performing a block erase, program, or lockbit configuration. STS-high indicates that the WSM is ready for a new command, block erase is 256-Mbit J3 (x8/x16) Datasheet 9 suspended (and programming is inactive), program is suspended, or the device is in reset/powerdown mode. Additionally, the configuration command allows the STS signal to be configured to pulse on completion of programming and/or block erases. Three CE signals are used to enable and disable the device. A unique CE logic design (see Table 13, “Chip Enable Truth Table” on page 33) reduces decoder logic typically required for multi-chip designs. External logic is not required when designing a single chip, a dual chip, or a 4- chip miniature card or SIMM module. The BYTE# signal allows either x8 or x16 read/writes to the device. BYTE#-low selects 8-bit mode; address A0 selects between the low byte and high byte. BYTE#-high enables 16-bit operation; address A1 becomes the lowest order address and address A0 is not used (don’t care). A device block diagram is shown in Figure 4 on page 14. When the device is disabled (see Table 13 on page 33), with CEx at VIH and RP# at VIH, the standby mode is enabled. When RP# is at VIL, a further power-down mode is enabled which minimizes power consumption and provides write protection during reset. A reset time (tPHQV) is required from RP# going high until data outputs are valid. Likewise, the device has a wake time (tPHWL) from RP#-high until writes to the CUI are recognized. With RP# at VIL, the WSM is reset and the Status Register is cleared.
- Tape & Reel (TR)/Cut Tape (CT)/Tray/Tube
- RoHs Status
- Lead free / RoHS Compliant
TE28F640J3C-120 Related Products
Ratings and Reviews (1)
- 5 / 5
- 5 Stars 100%
- 4 Stars 0%
- 3 Stars 0%
- 2 Stars 0%
- 1 Stars 0%
alles bestens; Danke
Estimated Delivery Time: Jun 20 - Jun 25 days (choose Expedited at checkout).
Shipping & Payment
- Shipping Type
- Ship Fee
- Lead Time
- $20.00-$40.00 (0.50 KG)
- 2-5 days
- $20.00-$40.00 (0.50 KG)
- 3-7 days
- $20.00-$45.00 (0.50 KG)
- 2-5 days
- $25.00-$65.00 (0.50 KG)
- 2-5 days
- $25.00-$45.00 (0.50 KG)
- 5-14 days
- REGISTERED AIR MAIL
- $2.00-$3.00 (0.10 KG)
- 7-30 days
Processing Time：Shipping fee depend on different zone and country.
- Terms of payment
- Hand Fee
- Wire Transfer
- charge US$30.00 banking fee.
- charge 4.0% service fee.
- Credit Card
- charge 3.5% service fee.
- Western Union
- charge US$0.00 banking fee.
- Money Gram
- charge US$0.00 banking fee.
We provide high quality products, thoughtful service and after sale guarantee
We have rich products, can meet your various needs.
Minimum order quantity starts from 1pcs.
Lowest international shipping fee starts from US$2.00.
90 days quality guarantee for all products.
Step2: Vacuum Packaging
Step3: Anti-Static Bag
Step4: Individual Packaging
Step5: Packaging Boxes
Step6: Bar-Code Shipping Tag
All the products will packing in anti-staticbag. Ship with ESD antistatic protection.
Outside ESD packing’s lable will use ourcompany’s information: Part Mumber, Brand and Quantity.
We will inspect all the goods before shipment,ensure all the products at good condition and ensure the parts are new originalmatch datasheet.
After all the goods are ensure no problems afterpacking, we will packing safely and send by global express. It exhibitsexcellent puncture and tear resistance along with good seal integrity.
1.We provide 90 days warranty.
2.If some of the items you received aren't of perfect quality, we would resiponsibly arrange your refund or replacement. But the items must remain their orginal condition.
- Q: How does Jotrin guarantee that TE28F640J3C-120 is the original manufacturer or agent of INTEL?
- We have a professional business development department to strictly test and verify the qualifications of INTEL original manufacturers and agents. All INTEL suppliers must pass the qualification review before they can publish their TE28F640J3C-120 devices; we pay more attention to the channels and quality of TE28F640J3C-120 products than any other customer. We strictly implement supplier audits, so you can purchase with confidence.
- Q: How to find the detailed information of TE28F640J3C-120 chips? Including INTEL original factory information, application, TE28F640J3C-120 pictures?
- You can use Jotrin's intelligent search engine, or filter by Memory category, or find it through Intel Corp Information page.
- Q: Are the INTEL's TE28F640J3C-120 price and stock displayed on the platform accurate?
- The INTEL's inventory fluctuates greatly and cannot be updated in time, it will be updated periodically within 24 hours. After submitting an order for TE28F640J3C-120, it is recommended to confirm the order with Jotrin salesperson or online customer service before payment.
- Q: Can I place an order offline?
Yes. We accept offline orders.
We can provide order placement service. You only need to log in, click "My Orders" to enter the transaction management, and you will see the "Order Details" interface. After checking it, select all and click "Place Order". In addition, you can enjoy coupons or other selected gifts when placing orders online.
- Q: What forms of payment can I use in Jotrin?
- TT Bank, Paypal, Credit Card, Western Union, and Escrow is all acceptable.
- Q: How is the shipping arranged and track my package?
Customers can choose industry-leading freight companies, including DHL, FedEx, UPS, TNT, and Registered Mail.
Once your order has been processed for shipment, our sales will send you an e-mail advising you of the shipping status and tracking number.
Note: It may take up to 24 hours before carriers will display tracking information. In normal conditions, Express delivery needs 3-5 days, Registered Mail needs 25-60 days.
- Q: What is the process for returns or replacement of TE28F640J3C-120?
All goods will implement Pre-Shipment Inspection (PSI), selected at random from all batches of your order to do a systematic inspection before arranging the shipment.
If there is something wrong with the TE28F640J3C120 we delivered, we will accept the replacement or return of the TE28F640J3C-120 only when all of the below conditions are fulfilled:
(1)Such as a deficiency in quantity, delivery of wrong items, and apparent external defects (breakage and rust, etc.), and we acknowledge such problems.
(2)We are informed of the defect described above within 90 days after the delivery of TE28F640J3C-120.
(3)The TE28F640J3C-120 is unused and only in the original unpacked packaging.
Two processes to return the products:
(1)Inform us within 90 days
(2)Obtain Requesting Return Authorizations
More details about return electronic components please see our Return & Change Policy.
- Q: How to contact us and get support, such as TE28F640J3C-120 datasheet pdf, TE28F640J3C pin diagram?
- Need any After-Sales service, please feel free contact us: email@example.com
- 1.Intel releases XMM 8160 multimode modem to deploy 5G market
- 2.Intel's first 58 GBPS FPGA TRANSCEIVER BEGINS MASS PRODUCTION
- 3.Intel Unite? cloud services make it easier for organizations of all sizes to deploy and manage
- 4.Intel is delaying plans to build a fab in Israel
- 5.Intel's XE graphics card may not be its own 10nm, but samsung's 5nm EUV
- 6.Intel releases new generation to strong d-1600 series processors
TE28F320J3C110 NOR Flash Parallel 3V/3.3V 32M-bit 4M x 8/2M x 16 110ns 56-Pin TSOP Tr...
TE28F160S570 SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F160S5-70 SMART 3 ADVANCED BOOT BLOCK 4-, 8-, 16-, 32-MBIT FLASH MEMORY FAMILY
TE28F640C3BC80 NOR Flash Parallel 3V/3.3V 64Mbit 4M x 16bit 80ns
TE28F256P30T95 Numonyx StrataFlash Embedded Memory
TE28F256J3C-125 Intel StrataFlash Memory (J3)