Images are for reference only.
FPGA LatticeECP5 Family 24000 Cells 40nm Technology 1.1V 256-Pin CABGA
Request for Quotation
LFE5U-25F-6BG256C Product Details
The ECP5™/ECP5-5G™ family of FPGA devices is optimized to deliver high performance features such as an enhanced DSP architecture, high speed SERDES (Serializer/Deserializer), and high speed source synchronous interfaces, in an economical FPGA fabric. This combination is achieved through advances in device architecture and the use of 40 nm technology making the devices suitable for high-volume, highspeed, and low-cost applications.
The ECP5/ECP5-5G device family covers look-up-table (LUT) capacity to 84K logic elements and supports up to 365 user I/O. The ECP5/ECP5-5G device family also offers up to 156 18 x 18 multipliers and a wide range of parallel I/O standards. The ECP5/ECP5-5G FPGA fabric is optimized high performance with low power and low cost in mind. The ECP5/ ECP5-5G devices utilize reconfigurable SRAM logic technology and provide popular building blocks such as LUT-based logic, distributed and embedded memory, Phase-Locked Loops (PLLs), Delay-Locked Loops (DLLs), pre-engineered source synchronous I/O support, enhanced sysDSP slices and advanced configuration support, including encryption and dual-boot capabilities.
The pre-engineered source synchronous logic implemented in the ECP5/ECP5-5G device family supports a broad range of interface standards including DDR2/3, LPDDR2/3, XGMII, and 7:1 LVDS. The ECP5/ECP5-5G device family also features high speed SERDES with dedicated Physical Coding Sublayer (PCS) functions. High jitter tolerance and low transmit jitter allow the SERDES plus PCS blocks to be configured to support an array of popular data protocols including PCI Express, Ethernet (XAUI, GbE, and SGMII) and CPRI. Transmit De-emphasis with pre- and post-cursors, and Receive Equalization settings make the SERDES suitable for transmission and reception over various forms of media.
The ECP5/ECP5-5G devices also provide flexible, reliable and secure configuration options, such as dual-boot capability, bit-stream encryption, and TransFR field upgrade features. ECP5-5G family devices have made some enhancement in the SERDES compared to ECP5UM devices. These enhancements increase the performance of the SERDES to up to 5 Gb/s data rate.
The ECP5-5G family devices are pin-to-pin compatible with the ECP5UM devices. These allows a migration path for you to port designs from ECP5UM to ECP5-5G devices to get higher performance.
The Lattice Diamond™ design software allows large complex designs to be efficiently implemented using the ECP5/ECP5-5G FPGA family. Synthesis library support for ECP5/ECP5-5G devices is available for popular logic synthesis tools. The Diamond tools use the synthesis tool output along with the constraints from its floor planning tools to place and route the design in the ECP5/ECP5-5G device. The tools extract the timing from the routing and back-annotate it into the design for timing verification.
Lattice provides many pre-engineered IP (Intellectual Property) modules for the ECP5/ECP5-5G family. By using these configurable soft core IPs as standardized blocks, designers are free to concentrate on the unique aspects of their design, increasing their productivity.
12K to 84K LUTs
197 to 365 user programmable I/O
270 Mb/s, up to 3.2 Gb/s, SERDES interface(ECP5)
270 Mb/s, up to 5.0 Gb/s, SERDES interface(ECP5-5G)
Supports eDP in RDR (1.62 Gb/s) and HDR (2.7 Gb/s)
Up to four channels per device: PCI Express, Ethernet (1GbE, SGMII, XAUI), and CPRI
Fully cascadable slice architecture
12 to 160 slices for high performance multiply and accumulate
Powerful 54-bit ALU operations
Time Division Multiplexing MAC Sharing
Rounding and truncation
Each slice supports
Half 36 x 36, two 18 x 18 or four 9 x 9 multipliers
Advanced 18 x 36 MAC and 18 x 18 Multiply-Multiply-Accumulate (MMAC) operations
Flexible Memory Resources
Up to 3.744 Mb sysMEM™ Embedded Block RAM (EBR)
194K to 669K bits distributed RAM
sysCLOCK Analog PLLs and DLLs
Four DLLs and four PLLs in LFE5-45 and LFE5-85; two DLLs and two PLLs in LFE5-25 and LFE5-12
Pre-Engineered Source Synchronous I/O
DDR registers in I/O cells
Dedicated read/write levelling functionality
Dedicated gearing logic
Source synchronous standards support
ADC/DAC, 7:1 LVDS, XGMII
High Speed ADC/DAC devices
Dedicated DDR2/DDR3 and LPDDR2/LPDDR3 memory support with DQS logic, up to 800 Mb/s data-rate
Programmable sysI/O™ Buffer Supports Wide Range of Interfaces
LVTTL and LVCMOS 33/25/18/15/12
SSTL 18/15 I, II
LVDS, Bus-LVDS, LVPECL, RSDS, MLVDS
subLVDS and SLVS, SoftIP MIPI D-PHY receiver/transmitter interfaces
Flexible Device Configuration
Shared bank for configuration I/O
SPI boot flash interface
Dual-boot images supported
TransFR™ I/O for simple field updates
Single Event Upset (SEU) Mitigation Support
Soft Error Detect – Embedded hard macro
Soft Error Correction – Without stopping user operation
Soft Error Injection – Emulate SEU event to debug system error handling
System Level Support
IEEE 1149.1 and IEEE 1532 compliant
Reveal Logic Analyzer
On-chip oscillator for initialization and general use
1.1 V core power supply for ECP5, 1.2 V core power supply for ECP5UM5G
- Number of LABs/CLBs
- Number of Logic Elements/Cells
- Total RAM Bits
- Number of I/O
- Voltage Supply
- 1.045V ~ 1.155V
- Mounting Type
- Surface Mount
- Operating Temperature
- 0??C ~ 85??C (TJ)
- Package / Case
- Supplier Device Package
- 256-CABGA (14x14)
LFE5U-25F-6BG256C Related Products
Ratings and Reviews (1)
- 5 / 5
- 5 Stars 100%
- 4 Stars 0%
- 3 Stars 0%
- 2 Stars 0%
- 1 Stars 0%
Получил, еще не проверил. С виду не плохие.
Estimated Delivery Time: Oct 02 - Oct 07 days (choose Expedited at checkout).
Shipping & Payment
- Shipping Type
- Ship Fee
- Lead Time
- $20.00-$40.00 (0.50 KG)
- 2-5 days
- $20.00-$40.00 (0.50 KG)
- 3-7 days
- $20.00-$45.00 (0.50 KG)
- 2-5 days
- $25.00-$65.00 (0.50 KG)
- 2-5 days
- $25.00-$45.00 (0.50 KG)
- 5-14 days
- REGISTERED AIR MAIL
- $2.00-$3.00 (0.10 KG)
- 7-30 days
Processing Time：Shipping fee depend on different zone and country.
- Terms of payment
- Hand Fee
- Wire Transfer
- charge US$30.00 banking fee.
- charge 4.0% service fee.
- Credit Card
- charge 3.5% service fee.
- Western Union
- charge US$0.00 banking fee.
- Money Gram
- charge US$0.00 banking fee.
We provide high quality products, thoughtful service and after sale guarantee
We have rich products, can meet your various needs.
Minimum order quantity starts from 1pcs.
Lowest international shipping fee starts from US$2.00.
90 days quality guarantee for all products.
Step2: Vacuum Packaging
Step3: Anti-Static Bag
Step4: Individual Packaging
Step5: Packaging Boxes
Step6: Bar-Code Shipping Tag
All the products will packing in anti-staticbag. Ship with ESD antistatic protection.
Outside ESD packing’s lable will use ourcompany’s information: Part Mumber, Brand and Quantity.
We will inspect all the goods before shipment,ensure all the products at good condition and ensure the parts are new originalmatch datasheet.
After all the goods are ensure no problems afterpacking, we will packing safely and send by global express. It exhibitsexcellent puncture and tear resistance along with good seal integrity.
1.We provide 90 days warranty.
2.If some of the items you received aren't of perfect quality, we would resiponsibly arrange your refund or replacement. But the items must remain their orginal condition.
- Q: How does Jotrin guarantee that LFE5U-25F-6BG256C is the original manufacturer or agent of LATTICE?
- We have a professional business development department to strictly test and verify the qualifications of LATTICE original manufacturers and agents. All LATTICE suppliers must pass the qualification review before they can publish their LFE5U-25F-6BG256C devices; we pay more attention to the channels and quality of LFE5U-25F-6BG256C products than any other customer. We strictly implement supplier audits, so you can purchase with confidence.
- Q: How to find the detailed information of LFE5U-25F-6BG256C chips? Including LATTICE original factory information, Embedded - FPGAs (Field Programmable Gate Array) application, LFE5U-25F-6BG256C pictures?
- You can use Jotrin's intelligent search engine, or filter by ECP5 Family category, or find it through Lattice Semiconductor Corp Information page.
- Q: Are the LATTICE's LFE5U-25F-6BG256C price and stock displayed on the platform accurate?
- The LATTICE's inventory fluctuates greatly and cannot be updated in time, it will be updated periodically within 24 hours. After submitting an order for LFE5U-25F-6BG256C, it is recommended to confirm the order with Jotrin salesperson or online customer service before payment.
- Q: Can I place an order offline?
Yes. We accept offline orders.
We can provide order placement service. You only need to log in, click "My Orders" to enter the transaction management, and you will see the "Order Details" interface. After checking it, select all and click "Place Order". In addition, you can enjoy coupons or other selected gifts when placing orders online.
- Q: What forms of payment can I use in Jotrin?
- TT Bank, Paypal, Credit Card, Western Union, and Escrow is all acceptable.
- Q: How is the shipping arranged and track my package?
Customers can choose industry-leading freight companies, including DHL, FedEx, UPS, TNT, and Registered Mail.
Once your order has been processed for shipment, our sales will send you an e-mail advising you of the shipping status and tracking number.
Note: It may take up to 24 hours before carriers will display tracking information. In normal conditions, Express delivery needs 3-5 days, Registered Mail needs 25-60 days.
- Q: What is the process for returns or replacement of LFE5U-25F-6BG256C?
All goods will implement Pre-Shipment Inspection (PSI), selected at random from all batches of your order to do a systematic inspection before arranging the shipment.
If there is something wrong with the LFE5U25F6BG256C we delivered, we will accept the replacement or return of the LFE5U-25F-6BG256C only when all of the below conditions are fulfilled:
(1)Such as a deficiency in quantity, delivery of wrong items, and apparent external defects (breakage and rust, etc.), and we acknowledge such problems.
(2)We are informed of the defect described above within 90 days after the delivery of LFE5U-25F-6BG256C.
(3)The LFE5U-25F-6BG256C is unused and only in the original unpacked packaging.
Two processes to return the products:
(1)Inform us within 90 days
(2)Obtain Requesting Return Authorizations
More details about return electronic components please see our Return & Change Policy.
- Q: How to contact us and get support, such as LFE5U-25F-6BG256C datasheet pdf, LFE5U-25 pin diagram?
- Need any After-Sales service, please feel free contact us: firstname.lastname@example.org
Lattice Semiconductor Corp
- 1.Lydis new MachX03D FPGA with hardware trusted root for improved security
- 2.Lattice Semiconductor to Showcase Smart Connectivity Solutions at CES 2016
- 3.What is the importance of the FPGA field
- 4.Reference design remotely locates image sensors up to eight meters away
- 5.Lattice Semiconductor Expands USB Type-C Product Family
- 6.Lattice Power Manager II ispPAC-POWR1220AT8
ICE40UP5K-UWG30ITR1K FPGA iCE40 Ultra Family 5280 Cells 40nm Technology 1.2V 30-Pin WLCSP T...
ICE5LP1K-SG48ITR50 FPGA iCE40 Ultra Family 1100 Cells 40nm Technology 1.2V 48-Pin QFN EP ...
LCMXO3L-4300E-5UWG81CTR50 FPGA MACHXO3 Family 4300 Cells 65nm Technology 1.2V Automotive 81Pin W...
LCMXO3LF-1300C-5BG256I FPGA MACHXO3 Family 1300 Cells 65nm Technology 1.2V Automotive 256Pin ...
LCMXO3LF-4300C-5BG256I FPGA MACHXO3 Family 4300 Cells 65nm Technology 1.2V Automotive 256Pin ...
LCMXO3LF-4300E-5MG121C FPGA MACHXO3 Family 4300 Cells 65nm Technology 1.2V Automotive 121Pin ...