Products > Integrated Circuits (ICs) > Programmable Logic ICs > EP2S60F1020I4N

Images are for reference only.

EP2S60F1020I4N

Hot Sale

FPGA Stratix® II Family 60440 Cells 711.24MHz 90nm (CMOS) Technology 1.2V 1020Pin FC-FBGA

  • Package/Case :
  • FBGA-1020
  • Product Categories :
  • FPGA - Field Programmable Gate Array
  • RoHs Status:
  • Rohs
  • In-stock:
  • 2100

Quantity  

Request for Quotation

Warm Tips: Please fill out the below form and we will contact you as soon as possible.


EP2S60F1020I4N Product Details

Introduction

 The stratix@ I FPGA family is based on a 1.2-V,90nm, alllayer copper SRAM process and features a new logic structure that maximizes performance, and enables device densities approaching 180,000 equivalent logic elements(LEs). Stratix IⅡ devices offer up to 9 Mbits of on-chip, TriMatrixTM memory for demanding, memory intensive applications and has up to 96 DSP blocks with up to 384(18-bit x 18-bit) multipliers for efficient implementation of high performance filters and other DSP functions. Various high-speed external memory interfaces are supported, including double data rate(DDR) SDRAM and DDR2 SDRAM, RLDRAM II, quad data rate (QDR)IⅡ SRAM, and single data rate(SDR) SDRAM. Stratix II devices support various I/O standards along with support for 1-gigabit per second(Gbps) source synchronous signaling with DPA circuitry. Stratix II devices offer a complete clock management solution with internal clock frequency of up to 550 MHz and up to 12 phase-locked loops(PLLs). Stratix II devices are also the industry's first FPGAs with the ability to decrypt a configurationbitstream using the Advanced Encryption Standard (AES) algorithm to protect designs.

Features

TheStratixlIl family offers the following features:
■15,600 to 179,400 equivalent LEs;see Table1-1
■New and innovative adaptive logic module(ALM),the basic building block of the Stratix Il architecture,maximizes performance and resource usage efficiency
■Up to 9,383,040 RAM bits(1,172,880 bytes) available without reducing logic resources
■TriMatrix memory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out(FIFO)buffers
■High-speed DSP blocks provide dedicated implementation of multipliers(at up to 450 MHz),multiply-accumulate functions,and finite impulse response(FIR)filters
■Up to 16 global clocks with 24 clocking resources per device region Clock control blocks support dynamic clock network enable/disable, which allows clock networks to power down to reduce power consumption in user mode
■Up to 12 PLLs(four enhanced PLLs and eight fast PLLs)per device provide spread spectrum,programmable bandwidth,clock switch-over,real-time PLL reconfiguration,and advanced multiplication and phase shifting

■Support for numerous single-ended and differential I/O standards
■High-speed differential I/O support with DPA circuitry for 1-Gbps performance
■Support for high-speed networking and communications bus standards including Parallel RapidlO,SPI-4 Phase 2(POS-PHY Level 4),Hyper TransportTM technology,and SFl-4
■Support for high-speed external memory,including DDR and DDR2 SDRAM,RLDRAM Ⅱ,QDR I SRAM,and SDR SDRAM
■ Support for multiple intellectual property megafunctions from Altera MegaCore? functions and Altera Megafunction Partners Program(AMPPSM) megafunctions
■Support for design security using configuration bitstream encryption
■Support for remote configuration updates

Functional

 stratixce n devices contain a two-dimensional row-and column-based architecture to implement custom logic.A series of column and row Description inteconects of varying length and speed provides signal interconnects between logic array blocks(LABs), memory block structures(M512RAM, M4K RAM, and M-RAM blocks), and digital signal processing(DSP)
blocks.
Each LAB consists of eight adaptive logic modules(ALMs). An ALM is the Stratix II device family's basic building block of logic providingefficient implementation of user logic functions. LABs are grouped into rows and columns across the device.
M512 RAM blocks are simple dual-port memory blocks with 512 bits plus parity (576bits). These blocks provide dedicated simple dual-port or single-port memory up to 18-bits wide at up to 500 MHz.M512 blocks are grouped into columns across the device in between certain LABs.
M4K RAM blocks are true dual-port memory blocks with 4K bits plus parity (4,608 bits). These blocks provide dedicated true dual-port, simple dual-port, or single-port memory up to 36-bits wide at up to 550 MHz.
These blocks are grouped into columns across the device in between certain LABs.
M-RAM blocks are true dual-port memory blocks with 512K bits plus parity (589,824 bits). These blocks provide dedicated true dual-port, simple dual-port, or single-port memory up to 144-bits wide at up to
420MHz. Several M-RAM blocks are located individually in the device's logic array.
DSP blocks can implement up to either eight full-precision9×9-bit multipliers, four full-precision 18x 18-bit multipliers, or one full-precision 36×36-bit multiplier with add or subtract features. The DSP blocks support Q1.15 format rounding and saturation in the multiplier and accumulator stages. These blocks also contain shift registers for digital signal processing applications, including finite impulse response(FIR) and infinite impulse response(IIR) filters. DSP blocks are grouped into columns across the device and operate at up to
450MHz.

EP2S60F1020I4N

Feature

The Stratix II family offers the following features:

■ New and innovative adaptive logic module (ALM), the basic building block of the Stratix II architecture, maximizes performance and resource usage efficiency

■ Up to 9,383,040 RAM bits (1,172,880 bytes) available without reducing logic resources

■ TriMatrixmemory consisting of three RAM block sizes to implement true dual-port memory and first-in first-out (FIFO) buffers

■ High-speed DSP blocks provide dedicated implementation of multipliers (at up to 450 MHz), multiply-accumulate functions, and finite impulse response (FIR) filters

■ Up to 16 global clocks with 24 clocking resources per device region

■ Clock control blocks support dynamic clock network enable/disable, which allows clock networks to power down to reduce power consumption in user mode

■ Up to 12 PLLs (four enhanced PLLs and eight fast PLLs) per device provide spread spectrum, programmable bandwidth, clock switchover, real-time PLL reconfiguration, and advanced multiplication and phase shifting

EP2S60F1020I4N Products

EP2S60F1020I4N Block Diagram
(Picture: Diagram)

Technical Parameters

  • Series
  • Stratix II
  • Number of Logic Blocks
  • 3022
  • Number of I/Os
  • 718
  • Operating Supply Voltage
  • 1.2 V to 3.3 V
  • Maximum Operating Temperature
  • + 85 C
  • Mounting Style
  • SMD/SMT
  • Package / Case
  • FBGA-1020
  • Distributed RAM
  • 2.5 Mbit
  • Minimum Operating Temperature
  • - 40 C
  • Operating Supply Current
  • 0.5 A
  • Packaging
  • Tray

EP2S60F1020I4N Documents

EP2S60F1020I4N Related Products

Ratings and Reviews (3)

  • 5 / 5
  • 5 Stars 100%
  • 4 Stars 0%
  • 3 Stars 0%
  • 2 Stars 0%
  • 1 Stars 0%
  • **iche***
    2020-03-28

    Speedy delivery and item as described. Very pleased.

  • **lan ***
    2020-01-08

    Item arrived as described. Shipped fast. Great seller.

  • **дарц***
    2017-10-22

    Отримав, ще не перевіряв.

Reviews
  • Ratings
  • Please rate the product!
Payment:
Payment
Shipping:
Shipping More
Estimated Delivery Time: Jun 01 - Jun 06 days (choose Expedited at checkout).

Shipping & Payment

Shipping

  • Shipping Type
  • Ship Fee
  • Lead Time
  • $20.00-$40.00 (0.50 KG)
  • 2-5 days
  • $20.00-$40.00 (0.50 KG)
  • 3-7 days
  • $20.00-$45.00 (0.50 KG)
  • 2-5 days
  • $25.00-$65.00 (0.50 KG)
  • 2-5 days
  • $25.00-$45.00 (0.50 KG)
  • 5-14 days
  • $2.00-$3.00 (0.10 KG)
  • 7-30 days

Processing Time:Shipping fee depend on different zone and country.


Payment

  • Terms of payment
  • Hand Fee
  • Payment Site
  • charge US$30.00 banking fee.
  • charge 4.0% service fee.
  • https://www.paypal.com/
  • charge 3.5% service fee.
  • charge US$0.00 banking fee.
  • https://www.westernunion.com/
  • charge US$0.00 banking fee.
  • http://global.moneygram.com/

We provide high quality products, thoughtful service and after sale guarantee

  • We have rich products, can meet your various needs.

    We have rich products, can meet your various needs.

  • Minimum order quantity starts from 1pcs.

    Minimum order quantity starts from 1pcs.

  • Lowest international shipping fee starts from US$2.00.

    Lowest international shipping fee starts from US$2.00.

  • 90 days quality guarantee for all products.

    90 days quality guarantee for all products.

Packing

  • Step1:Product

    Step1: Products

  • Step2:Vacuum packaging

    Step2: Vacuum Packaging

  • Step3:Anti-static bag

    Step3: Anti-Static Bag

  • Step4:Individual packaging

    Step4: Individual Packaging

  • Step5:Packaging boxes

    Step5: Packaging Boxes

  • Step6:bar-code shipping tag

    Step6: Bar-Code Shipping Tag

All the products will packing in anti-staticbag. Ship with ESD antistatic protection.

Outside ESD packing’s lable will use ourcompany’s information: Part Mumber, Brand and Quantity.

We will inspect all the goods before shipment,ensure all the products at good condition and ensure the parts are new originalmatch datasheet.

After all the goods are ensure no problems afterpacking, we will packing safely and send by global express. It exhibitsexcellent puncture and tear resistance along with good seal integrity.

Jotrin ESD packing

Guarantees

1.We provide 90 days warranty.

2.If some of the items you received aren't of perfect quality, we would resiponsibly arrange your refund or replacement. But the items must remain their orginal condition.

FAQ:

Q: How does Jotrin guarantee that EP2S60F1020I4N is the original manufacturer or agent of INTEL?
We have a professional business development department to strictly test and verify the qualifications of INTEL original manufacturers and agents. All INTEL suppliers must pass the qualification review before they can publish their EP2S60F1020I4N devices; we pay more attention to the channels and quality of EP2S60F1020I4N products than any other customer. We strictly implement supplier audits, so you can purchase with confidence.
Q: How to find the detailed information of EP2S60F1020I4N chips? Including INTEL original factory information, FPGA - Field Programmable Gate Array application, EP2S60F1020I4N pictures?
You can use Jotrin's intelligent search engine, or filter by Stratix II FPGA category, or find it through Intel Corp Information page.
Q: Are the INTEL's EP2S60F1020I4N price and stock displayed on the platform accurate?
The INTEL's inventory fluctuates greatly and cannot be updated in time, it will be updated periodically within 24 hours. After submitting an order for EP2S60F1020I4N, it is recommended to confirm the order with Jotrin salesperson or online customer service before payment.
Q: Can I place an order offline?
Yes. We accept offline orders.
We can provide order placement service. You only need to log in, click "My Orders" to enter the transaction management, and you will see the "Order Details" interface. After checking it, select all and click "Place Order". In addition, you can enjoy coupons or other selected gifts when placing orders online.
Q: What forms of payment can I use in Jotrin?
TT Bank, Paypal, Credit Card, Western Union, and Escrow is all acceptable.
Q: How is the shipping arranged and track my package?
Customers can choose industry-leading freight companies, including DHL, FedEx, UPS, TNT, and Registered Mail.
Once your order has been processed for shipment, our sales will send you an e-mail advising you of the shipping status and tracking number.
Note: It may take up to 24 hours before carriers will display tracking information. In normal conditions, Express delivery needs 3-5 days, Registered Mail needs 25-60 days.
Q: What is the process for returns or replacement of EP2S60F1020I4N?
All goods will implement Pre-Shipment Inspection (PSI), selected at random from all batches of your order to do a systematic inspection before arranging the shipment. If there is something wrong with the EP2S60F1020I4N we delivered, we will accept the replacement or return of the EP2S60F1020I4N only when all of the below conditions are fulfilled:
(1)Such as a deficiency in quantity, delivery of wrong items, and apparent external defects (breakage and rust, etc.), and we acknowledge such problems.
(2)We are informed of the defect described above within 90 days after the delivery of EP2S60F1020I4N.
(3)The EP2S60F1020I4N is unused and only in the original unpacked packaging.
Two processes to return the products:
(1)Inform us within 90 days
(2)Obtain Requesting Return Authorizations
More details about return electronic components please see our Return & Change Policy.
Q: How to contact us and get support, such as EP2S60F1020I4N datasheet pdf, EP2S60 pin diagram?
Need any After-Sales service, please feel free contact us: sales@jotrin.com

Intel Corp

Intel
Intel Corporation is the world's largest semiconductor chip maker. Intel has been committed to the development of small, fast and energy-saving technologies to help mobile computing, desktop computin and data centers to achieve revolutionary advances in computing, and to promote fundamental changes...
  • EP2S30F672C5
    EP2S30F672C5 FPGA Stratix II Family 33880 Cells 609.76MHz 90nm (CMOS) Technology 1....
  • EP2S30F672I4
    EP2S30F672I4 FPGA Stratix II Family 33880 Cells 711.24MHz 90nm (CMOS) Technology 1....
  • EP2S30F672I4N
    EP2S30F672I4N FPGA - Field Programmable Gate Array FPGA - Stratix II 1694 LABs 500 I...
  • EP2S60F1020C3
    EP2S60F1020C3 FPGA - Field Programmable Gate Array FPGA - Stratix II 3022 LABs 718 I...
  • EP2S60F1020C4
    EP2S60F1020C4 FPGA - Field Programmable Gate Array FPGA - Stratix II 3022 LABs 718 I...
  • EP2S60F1020C5
    EP2S60F1020C5 FPGA - Field Programmable Gate Array FPGA - Stratix II 3022 LABs 718 I...

Certificates & Honor

Certificates & Honor